"The manufacturers quote a peak performance of 28 GFLOPS for the largest CM-2 (65,536 PEs) with floating point accelerators"

CM-2 evaluation, 1987

## Lecture B.3: Accelerated Computing

CS205: Computing Foundations for Computational Science Dr. David Sondak Spring Term 2020



HARVARD School of Engineering and Applied Sciences



INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

Lectures developed by Dr. Ignacio M. Llorente

### **Before We Start**

Where We Are

Computing Foundations for Computational and Data Science How to use modern computing platforms in solving scientific problems


Intro: Large-Scale Computational and Data Science

- A. Parallel Processing Fundamentals
- B. Parallel Computing
  - **B.1.** Foundations of Parallel Computing
  - **B.2.** Performance Optimization
  - **B.3.** Accelerated Computing
  - **B.4. Shared-memory Parallel Processing**
  - **B.5. Distributed-memory Parallel Processing**
- C. Parallel Data Processing

Wrap-Up: Advanced Topics



### CS205: Contents





INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### Context Accelerated Computing

#### **GPU-Accelerated Computing**

- Enable high degree of parallelism each GPU has thousands of cores
- Consistent, well documented APIs (OpenACC, CUDA and OpenCL) and tools
- Widely supported by vendors and OSS project



#### FPGA-Accelerated Computing


- Massive parallel each FPGA includes millions of parallel logic cells
- Flexible lower level, hardware, no fixed instruction set
- Programmable using FPGA development tools






HARVARD School of Engineering and Applied Sciences INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### **Context** Really New?: Thinking Machines CM-2 (1990)



Vector




SIMD





### **Context** Really New?: Thinking Machines CM-2 (1990)

Typical Application Performance*(fixed point)General Computing2500 MipsTerrain Mapping1000 MipsDocument Search6000 Mips	General SpecificationsProcessors65,536Memory512 MbytesMemory Danawidu500 Obtsper second	
Interprocessor Communication (32-bit messages) Regular Pattern 250 million per second Random Pattern 80 million per second Sort 65,536 32-bit keys 30 milliseconds	Input/Output Channels8Number of Channels8Capacity per Channel40 Mbytesper second320 MbytesMaximum Transfer Rate320 Mbytesper second9	
Variable Precision Fixed Point64-bit integer add1500 Mips32-bit integer add2500 Mips16-bit integer add3300 Mips8-bit integer add4000 Mips64-bit move2000 Mips	Physical Dimensions         Size       56" x 56" x 62"         Weight       2,600 lbs.	
32-bit-move3000 Mips16-bit move3800 Mips8-bit move4500 Mips	(does not include host) Power Dissipation 28 KW Power Input Four 30-amp 3-phase 110/208v	
Double Precision Floating PointAverage (4K x 4K matrix multiply)2500 MFlopsDot product5000 MFlops	Operating Temperature $70^{\circ}F \pm 5^{\circ}F$ Operating Relative Humidity $50\% \pm 10\%$	
Single Precision Floating PointAverage (4K x 4K matrix multiply)3500 MFlopsDot product10,000 MFlops	*Thinking Machines Corporation believes all specifications are accurate as of the date of publication. Thinking Machines Corporation cannot, however, be responsible for inadvertent errors. Product specifications are subject to change without notice. For further detail, see the Product Specification Sheet. Mips = Millions of instructions per second; MFlops = Millions of floating point operations per second.	







IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### Context

### Top Hollywood Computer: Thinking Machines CM-2 (1990)






IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### Context Really New? – NVIDIA Tesla M60 (2017)

#### SPECIFICATIONS

Virtualization Use Case	Performance-Optimized Graphics Virtualization
GPU Architecture	NVIDIA Maxwell™
GPUs per Board	2
Max User per Board	32 (16 per GPII)
NVIDIA CUDA <sup>®</sup> Cores	4096 NVIDIA CUDA Cores (2048 per GPU)
GPU Memory	16 GB of GDDR5 Memory (8 per GPU)
H.264 1080p30 streams	36
Max Power Consumption	300 W
Thermal Solution	Active/Passive
Form Factor	PCIe 3.0 Dual Slot







### **Context** SIMD Converted into a Commodity



#### 2-4 Millions of Dollars (2018)



### NVIDIA Tesla M60 16GB Server GPU Accelerator Processing Card HP 813433-001 (Renewed)

by Amazon Renewed

#### Price: \$1,900.00 & FREE Shipping

Get a \$100 Amazon Gift Card instantly upon approval for the Amazon Prime Rewards Visa Card. No annual fee.

Note: Not eligible for Amazon Prime.

Service: Get professional installation Details




See more

Product works and looks like new. Backed by the 90-day Amazon Renewed Guarantee.

Renewed products work and look like new. These pre-owned products have been inspected and tested by Amazon-qualified suppliers. Box and accessories may be generic. All Renewed products come with the 90-day Amazon Renewed Guarantee. Learn more

• 16GB





ring Inces

### Roadmap

**Performance Optimization and Accelerators** 

Heterogeneous Computing GPU Computing GPU Programming OpenACC Fundamentals




### Heterogeneous Computing Intersection of CPU and GPU Computing

- Heterogeneous computing refers to systems that use more than one kind of processor
- Multi-core systems gain performance not just by adding cores, but also by incorporating specialized processing capabilities to handle particular task
- Heterogeneous System Architecture (HSA) systems utilize multiple processor types (typically CPUs and GPUs), usually on the same silicon die, to give you the best of both worlds:
  - ✓ While CPUs can run the operating system and perform traditional serial or multithreading tasks
  - ✓ GPUs have vector processing capabilities that enable them to perform parallel operations on very large sets of data and to do it at much lower power consumption relative to the serial processing of similar data sets on CPUs




### Heterogeneous Computing Intersection of CPU and GPU Computing





INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY


### Heterogeneous Computing Intersection of CPU and GPU Computing





### Heterogeneous Computing

**Execution Model** 




Source: NVIDIA



### Heterogeneous Computing

**Execution Model** 




Source: NVIDIA



IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

## Heterogeneous Computing

**Execution Model** 



Source: NVIDIA



What is it?

- GPU-accelerated computing is the use of a graphics processing unit (GPU) together with a CPU to accelerate deep learning, analytics, and engineering applications (data parallel applications)
- GPU-accelerated computing offloads compute-intensive portions of the application to the GPU, while the remainder of the code still runs on the CPU. From a user's perspective, applications simply run much faster
- The Graphic Processing Unit (GPU) is a processor that was specialized for processing graphics
- The GPU has evolved towards a more flexible architecture.
  - Opportunity: We can implement \*any algorithm\*, not only graphics
  - ✓ Challenge: obtain efficiency and high performance
- The idea is to obtain performance through SIMD
  - Same operations (<u>kernel</u>) on multiple data



Main Downside

### **Only for GPU-friendly (Data Parallel) Applications**


- Computer graphics
- Texture, rendering, image processing...
- Matrix operations
- Structured simulations (finite differences)


#### Downsides

- Not-general purpose CPUs
- Difficult to program
- Difficult to tune: Bandwidth vs. Compute vs. Context
- CPU-GPU link has been slow, historically (system bus)



### GPU Computing An Alternative Way to Use the Transistors





Intel i7 980x (Extreme) 6 cores 1.2B transistors

NVIDIA GTX 580 SC 512 cores 3B transistors


#### Cache and memory hierarchy vs more cores and ALUs

Optimized for low-latency access to cache Complex control logic for ILP

Optimized for data-parallel, throughput computation More transistors for computation



#### Better Performance/Cost for Regular Data Processing






ACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

Better Performance/Cost for Regular Data Processing

#### Add SIMD Processing on Many Cores


• Amortize cost/complexity of managing an instruction stream across many ALUs



16 cores x 8 ALUs/core = 128 ALUs (mul-add) => 256 GFLOPs @1GHz



Examples




30 cores x 8 ALUs/core = 240 ALUs (3 FLOPS) => 933 GFLOPs @1.3GHz



School of Engineering and Applied Sciences

IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

#### Examples



15 cores x 32 ALUs/core = 480 ALUs (4 FLOPS) => 1.3 TFLOPs @0.7GHz



HARVARD INSTITUTE FOR APPLIED School of Engineering and Applied Sciences

### GPU Computing Examples

Powered by NVIDIA Tesla M60 GPUs

• Each GPU supports 8 GiB of GPU memory, 2048 parallel processing cores

	Tesla M60	Tesla M6
Number of GPUs	2 NVIDIA Maxwell™ GPUs	1 NVIDIA Maxwell™ GPU
Total NVIDIA CUDA® Cores	4,096 (2048 per GPU)	1,536
Total Memory Size	16 GB GDDR5 (8 GB per GPU)	8 GB GDDR5
Max Power	300 W	100 W
Form Factor	PCIE 3.0 Dual Slot	MXM
Board Dimensions	10.5" x 4.4"	3.2" x 4.1"
Cooling Solution	Passive/Active	Bare Board






### GPU Programming Main Ideas

- Massively parallel with hundreds of cores and thousands of threads
- Loops are best for parallelization
- Large loop counts needed to offset GPU/memcpy overhead
- Iterations of loops must be independent of each other
- Help Compiler:
  - $\checkmark$  It must be able to figure out sizes of data regions
  - $\checkmark\,$  Pointer arithmetic should be avoided if possible
  - ✓ Function calls within accelerated region must be in-lineable.




### GPU Programming Different Libraries and Approaches





ring Institute for APPLIED COMPUTATIONAL SCIENCE At HARVARD UNIVERSITY

GPU Programming Anatomy of an Application



Source: NVIDIA




IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### **GPU Programming**

Anatomy of an Application

#### **CUDA** #include <stdio.h> global void saxpy(int n, float a, float \*x, float \*y) int i = blockIdx.x\*blockDim.x + threadIdx.x; if (i < n) y[i] = a x[i] + y[i];int main (void) int N = 1 < < 20; float \*x, \*y, \*d x, \*d y; x = (float\*)malloc(N\*sizeof(float)); y = (float\*)malloc(N\*sizeof(float)); cudaMalloc(&d x, N\*sizeof(float)); cudaMalloc(&d y, N\*sizeof(float)); for (int i = 0; i < N; i++) { x[i] = 1.0f;y[i] = 2.0f;cudaMemcpy(d x, x, N\*sizeof(float), cudaMemcpyHostToDevice); cudaMemcpy(d y, y, N\*sizeof(float), cudaMemcpyHostToDevice); // Perform SAXPY on 1M elements saxpy<<<(N+255)/256, 256>>>(N, 2.0f, d\_x, d\_y); cudaMemcpy(y, d y, N\*sizeof(float), cudaMemcpyDeviceToHost);

#### An Example: SAXPY with CUDA





INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### **Accelerated Computing**

Anatomy of an Application



An Example: SAXPY with CUDA

```
#include <stdio.h>
#define v1 256
int main (void)
  int N = 1 < < 20;
 float *x, *y, *d x, *d y;
 x = (float*)malloc(N*sizeof(float));
 y = (float*)malloc(N*sizeof(float));
  for (int i = 0; i < N; i++) {
    x[i] = 1.0f;
   v[i] = 2.0f;
#pragma acc parallel vector length(vl)
  for (int i = 0; i < N; i++) {
   v[i] = a^*x[i] + v[i];
```



Accelerated Computing Anatomy of an Application





# OpenACC is Expressing Parallelism in your code.





Lecture B.3: Accelerated Computing CS205: Computing Foundations for Computational Science Dr. David Sondak 31

### **OpenACC** Fundamentals

An Open Specification



About Tools News Stories Events Resources Spec Community

Search

### What is OpenACC?

OpenACC is a user-driven directive-based performance-portable parallel programming model designed for scientists and engineers interested in porting their codes to a wide-variety of heterogeneous HPC hardware platforms and architectures with significantly less programming effort than required with a low-level model.

Get Started

or take the next steps

<pre>#pragma acc data copy(A) create(Anew)</pre>	
while ( error > tol && iter < iter_max ) {	
error = 0.0;	
<pre>#pragma acc kernels {</pre>	
<pre>#pragma acc loop independent collapse(2)</pre>	
for ( int j = 1; j < n-1; j++ ) {	
for ( int i = 1; i < m-1; i++ ) {	
Anew [j] [i] = 0.25 * ( A [j] [i+1] + A [j] [i-1] +	
A[j-1][i] + A[j+1][i]);	
error = max ( error, fabs (Anew [j] [i] - A [j] [i]));	
}	
}	
}	
}	



IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY Lecture B.3: Accelerated Computing CS205: Computing Foundations for Computational Science Q

### OpenACC Fundamentals Why OpenAcc versus CUDA or OpenCL?


- High-level. No involvement of OpenCL, CUDA, etc.
- Single source. No forking off a separate GPU code. Compile the same program for accelerators or serial, non-GPU programmers can play along.
- Incremental. Developers can port and tune parts of their application as resources and profiling dictates. No wholesale rewrite required. Which can be quick.
- Efficient. Experience shows very favorable comparison to low-level implementations of same algorithms.
- Performance portable. Supports GPU accelerators and co-processors from multiple vendors, current and future versions.



### **OpenACC** Fundamentals

**Execution Model** 

- The execution model has three parallelism levels: gang, worker, and vector
  - A gang is comprised of one or multiple workers. All workers within a gang can share resources, such as memory or processor. Multiple gangs run completely independently.
  - A **worker** computes one vector.
  - Vector threads perform a single operation on multiple data (SIMD) in a single step.






IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

### **OpenACC** Fundamentals

#### **Execution Model**

- How these constructs map to the underlying hardware depends on the device capabilities and what the compiler thinks is the best mapping for the problem (tuning!)
- Mapping to NVIDIA GPUs
  - gang==block, worker==warp, and vector==threads of a warp
  - Usually omit "worker" and just have gang==block, vector==threads of a block



vector\_length (number of threads in each gang/block)

#### Tuning

worker is architecture-specific (32), related to thread scheduling group vector should be multiple of 32 (usually

256/512)



### OpenACC Programming Model

- Compiler directives specify parallel regions (similar to OpenMP!)
- OpenACC compilers handle data between host and accelerators
- Intent is to be Portable (Independent of OS, CPU/accelerator vendor...)
- High-level programming: accelerator and data transfer abstraction

```
#pragma acc directive [clause [[,] clause]...]
```

```
{ structured block }
```

Parallel Construct => Generate one/several parallel gangs with same code

```
#pragma acc parallel [clause [[,] clause]...]
```

Loop Constructs => Generate parallel version of the loop

```
#pragma acc loop [clause [[,] clause]...]
```

Data Constructs => Defines explicit data transferring

```
#pragma acc data [clause [[,] clause]...]
```



A Simple Example: Pi

```
#include <stdio.h>
#define N 200000000
#define vl 1024
int main(void) {
 double pi = 0.0f;
  long long i;
  #pragma acc parallel vector length(vl)
  #pragma acc loop reduction(+:pi)
  for (i=0; i<N; i++) {
   double t= (double) ((i+0.5)/N);
   pi +=4.0/(1.0+t*t);
  }
 printf("pi=%11.10f\n",pi/N);
 return 0;
```



A Simple Example: Pi

```
#include <stdio.h>
#define N 200000000
#define vl 1024
int main(void) {
 double pi = 0.0f;
  long long i;
  #pragma acc parallel loop reduction(+:pi) vector length(vl)
  for (i=0; i<N; i++) {
   double t= (double) ((i+0.5)/N);
   pi +=4.0/(1.0+t*t);
 printf("pi=%11.10f\n",pi/N);
 return 0;
```




### **Kernel Directive**

- Identifies a region of code that may contain parallelism, but relies on the automatic parallelization capabilities of the compiler to analyze the region
- Developers with little or no parallel programming experience, or those working on functions containing many loop nests that might be parallelized will find the kernels directive a good starting place for OpenACC acceleration



Example: Jacobi Iteration


- Iteratively converges to correct value (e.g. Temperature), by computing new values at each point from the average of neighboring points.
  - ✓ Common, useful algorithm
  - ✓ Example: Solve Laplace equation in 2D:  $\nabla^2 f(x, y) = 0$



$$A_{k+1}(i,j) = \frac{A_k(i-1,j) + A_k(i+1,j) + A_k(i,j-1) + A_k(i,j+1)}{4}$$




Example: Jacobi Iteration





INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY


Example: First Try - Jacobi Iteration






#### **Basic Concepts**

### **Excessive Data Transfers**



**Basic Concepts** 

For efficiency, decouple data movement and compute off-load





IACS INSTITUTE FOR APPLIED COMPUTATIONAL SCIENCE AT HARVARD UNIVERSITY

Data Construct

• Manage data movement. Data regions may be nested.

#pragma acc data[clause ...]
 { structured block }

Clauses

if( condition )

async( expression )

Data Clauses	Comment
copy ( list )	Allocates memory on GPU and copies data from host to GPU when entering region and copies data to the host when exiting region.
copyin ( <i>list</i> )	Allocates memory on GPU and copies data from host to GPU when entering region.
copyout ( <i>list</i> )	Allocates memory on GPU and copies data to the host when exiting region.
create ( <i>list</i> )	Allocates memory on GPU but does not copy
present ( <i>list</i> )	Data is already present on GPU from another containing data region



Example: Second Try - Jacobi Iteration

#pragma acc data copy(A), create(Anew)

Copy A in at beginning of loop, out at end. Allocate Anew on accelerator

```
while ( error > tol && iter < iter max ) {</pre>
  error=0.0;
#pragma acc kernels
  for( int j = 1; j < n-1; j++) {</pre>
    for(int i = 1; i < m-1; i++) {
      Anew[j][i] = 0.25 * (A[j][i+1] + A[j][i-1] +
                            A[j-1][i] + A[j+1][i]);
      error = max(error, abs(Anew[j][i] - A[j][i]);
#pragma acc kernels
  for( int j = 1; j < n-1; j++) {
    for( int i = 1; i < m-1; i++ ) {
      A[j][i] = Anew[j][i];
  iter++;
```



Update Construct

- Used to update existing data after it has changed in its corresponding copy (e.g. update device copy after host copy changes)
  - ✓ Move data from GPU to host, or host to GPU.
  - ✓ Data movement can be conditional, and asynchronous.

#pragma update data[clause ...]
 { structured block }

Clauses

if(condition) host(list)

async(expression) device(list)



#### Parallel Construct

#pragma acc parallel[clause ...]
 { structured block }

Clauses

if( condition )

async( expression )

any data clause

Parallel Clauses	Comment
num_gangs ( <i>expression</i> )	Controls how many parallel gangs are created
num_workers ( expression )	Controls how many workers are created in each gang
<pre>vector_length ( list )</pre>	Controls vector length of each worker (SIMD execution)
private( list )	A copy of each variable in list is allocated to each gang
firstprivate ( list )	private variables initialized from host
<pre>reduction( operator:list )</pre>	private variables combined across gangs



Loop Construct

• Detailed control of the parallel execution of the following loop.

```
#pragma acc loop[clause ...]
{ loop }
```

Loop Clauses	Comment
collapse( n )	Applies directive to the following n nested loops
seq	Executes the loop sequentially on the GPU
private( list )	A copy of each variable in list is allocated to each gang
<pre>reduction( operator:list )</pre>	private variables combined across gangs





#### Loop Construct

Loop Clauses inside Parallel Region	Comment
gang	Shares iterations across the gangs of the parallel region
worker	Shares iterations across the workers of the gang
vector	Execute the iterations in SIMD mode

Loop Clauses inside Kernel Region	Comment
gang [( num_gangs )]	Shares iterations across across at most num_gangs gangs
<pre>worker [( num_workers )]</pre>	Shares iterations across at most num_workers of a single gang
<pre>vector [( vector_length )]</pre>	Execute the iterations in SIMD mode with maximum vector_length
independent	Specify that the loop iterations are independent



# **Next Steps**

- Get ready for next lecture: B.4. Shared-memory Parallel Processing
- Get ready for second hands-on: H2. OpenMP Programming (on Cannon) <u>Check your Cannon account</u>

## Questions Accelerated Computing

